Sorry, you need a Java-enabled browser to see the simulation.

This circuit is a JK flip-flop. It only changes when the clock transitions from high to low. The inputs (labelled J and K) are shown on the left. When J = K = 0, it holds its present state. When J = 1, K = 0, the output is set to high. When J = 0, K = 1, the output is set to low. When J = K = 1, the output is toggled from high to low (or low to high).

Next: 4-Bit Ripple Counter
Previous: Edge-Triggered D Flip-Flop
Generated Tue Feb 23 2010